

# 64-Kbit (8K x 8) Static RAM

#### **Features**

- High speed


  □ 15 ns
- Fast t<sub>DOE</sub>
- Low active power ☐ 715 mW
- Low standby power ☐ 85 mW
- CMOS for optimum speed/power
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features
- TTL-compatible inputs and outputs
- Automatic power down when deselected
- Available in non Pb-free 28-pin (300-Mil) Molded SOJ, 28-pin (300-Mil) Molded SOIC and Pb-free 28-pin (300-Mil) Molded DIP

## **Functional Description**

The CY7C185<sup>[1]</sup> is a high-performance CMOS static RAM organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\text{CE}}_1$ ), an active HIGH chip enable ( $\overline{\text{CE}}_2$ ), and active LOW output enable ( $\overline{\text{OE}}$ ) and tri-state drivers. This device has an automatic power down feature ( $\overline{\text{CE}}_1$  or  $\overline{\text{CE}}_2$ ), reducing the power consumption by 70% when deselected. The CY7C185 is in a standard 300-mil-wide DIP, SOJ, or SOIC package.

An active LOW write enable signal ( $\overline{\text{WE}}$ ) controls the writing/reading operation of the memory. When  $\overline{\text{CE}}_1$  and  $\overline{\text{WE}}$  inputs are both LOW and  $\text{CE}_2$  is HIGH, data on the eight data input/output pins ( $\text{IO}_0$  through  $\text{IO}_7$ ) is written into the memory location addressed by the address present on the address pins ( $\text{A}_0$  through  $\text{A}_{12}$ ). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{\text{CE}}_1$  and  $\overline{\text{OE}}$  active LOW,  $\overline{\text{CE}}_2$  active HIGH, while  $\overline{\text{WE}}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input or output pins.

The input or output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH. A die coat is used to insure alpha immunity.



## **Pin Configurations**

	DIP/SOJ Top View				
NC	1 2 3 4 5 6 7 8 9 10 11 12 13 14	28 27 26 25 24 23 22 21 20 19 18 17 16 15		V <sub>CC</sub> WE CE <sub>2</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> OE IO <sub>7</sub> IO <sub>6</sub> IO <sub>5</sub> IO <sub>4</sub> IO <sub>3</sub>	

## **Selection Guide**

Description	-15	-20	-35
Maximum Access Time (ns)	15	20	35
Maximum Operating Current (mA)	130	110	100
Maximum CMOS Standby Current (mA)	15	15	15

Note

<sup>1.</sup> For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.



## **Maximum Ratings**

Output Current into Outputs (LOW)......20 mA

Static Discharge Voltage	. >2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%

#### **Electrical Characteristics**

Over the Operating Range

			-	-15		-20		-35	
Parameter	Description	Test Conditions	Min	Max	Min	Max	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -4.0 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3V	2.2	V <sub>CC</sub> + 0.3V	2.2	V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_{I} \leq V_{CC}$	<b>-</b> 5	+5	<b>-</b> 5	+5	<b>-</b> 5	+5	μА
l <sub>oz</sub>		$\begin{aligned} & \text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ & \text{Output Disabled} \end{aligned}$	<b>-</b> 5	+5	<b>-</b> 5	+5	<b>-</b> 5	+5	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA		130		110		100	mA
I <sub>SB1</sub>	Automatic Power Down Current	$\begin{array}{l} \underline{\text{Max}}. \ V_{CC}, \\ \overline{\text{CE}}_1 \geq V_{IH} \ \text{or} \ \overline{\text{CE}}_2 \leq V_{IL} \\ \text{Min. Duty Cycle} = 100\% \end{array}$		40		20		20	mA
I <sub>SB2</sub>	Automatic Power Down Current	$\begin{array}{l} \underline{\text{Max}}. \ V_{\text{CC}}, \\ \text{CE}_1 \geq V_{\text{CC}} - 0.3 \text{V}, \\ \text{or } \text{CE}_2 \leq 0.3 \text{V} \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3 \text{V} \text{ or } \\ V_{\text{IN}} \leq 0.3 \text{V} \end{array}$		15		15		15	mA

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	cription Test Conditions		Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	7	pF

#### Notes

- 2. Minimum voltage is equal to -3.0 V for pulse durations less than 30 ns.
- 3. Tested initially and after any design or process changes that may affect these parameters.



Figure 1. AC Test Loads and Waveforms



## Switching Characteristics Over the Operating Range<sup>[4]</sup>

		-	15	-20		-35		
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
Read Cycle				•				
t <sub>RC</sub>	Read Cycle Time	15		20		35		ns
t <sub>AA</sub>	Address to Data Valid		15		20		35	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		5		5		ns
t <sub>ACE1</sub>	CE <sub>1</sub> LOW to Data Valid		15		20		35	ns
t <sub>ACE2</sub>	CE <sub>2</sub> HIGH to Data Valid		15		20		35	ns
t <sub>DOE</sub>	OE LOW to Data Valid		8		9		15	ns
t <sub>LZOE</sub>	OE LOW to Low Z	3		3		3		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5]</sup>		7		8		10	ns
t <sub>LZCE1</sub>	CE <sub>1</sub> LOW to Low Z <sup>[6]</sup>	3		5		5		ns
t <sub>LZCE2</sub>	CE <sub>2</sub> HIGH to Low Z	3		3		3		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH to High Z <sup>[5, 6]</sup> CE <sub>2</sub> LOW to High Z		7		8		10	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW to Power Up CE <sub>2</sub> to HIGH to Power Up	0		0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH to Power Down CE <sub>2</sub> LOW to Power Down		15		20		20	ns
Write Cycle <sup>[7]</sup>		•		•	•			
t <sub>WC</sub>	Write Cycle Time	15		20		35		ns
t <sub>SCE1</sub>	CE <sub>1</sub> LOW to Write End	12		15		20		ns
t <sub>SCE2</sub>	CE <sub>2</sub> HIGH to Write End	12		15		20		ns
t <sub>AW</sub>	Address Setup to Write End	12		15		25		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	12		15		20		ns
t <sub>SD</sub>	Data Setup to Write End	8		10		12		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5]</sup>		7		7		8	ns
t <sub>LZWE</sub>	WE HIGH to Low Z	3		5		5		ns

#### Notes

A. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified loL/loH and 30-pF load capacitance.
 thZOE, thZCE, and thZWE are specified with CL = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
 At any temperature and voltage condition, thZCE is less than thZCE1 and thZCE2 for any given device.
 The internal write time of the memory is defined by the overlap of CE1 LOW, CE2 HIGH, and WE LOW. All 3 signals must be active to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing must be referenced to the rising edge of the signal that terminates the write.



## **Switching Waveforms**

Figure 2. Read Cycle No.1<sup>[8,9]</sup>





Figure 3. Read Cycle No.2<sup>[10,11]</sup>



<sup>Notes
8. Device is continuously selected. OE, CE<sub>1</sub> = V<sub>IL</sub>. CE<sub>2</sub> = V<sub>IH</sub>.
9. WE is HIGH for read cycle.
10. Data IO is High Z if OE = V<sub>IH</sub>, CE<sub>1</sub> = V<sub>IH</sub>, WE = V<sub>IL</sub>, or CE<sub>2</sub>=V<sub>IL</sub>.
11. The internal write time of the memory is defined by the overlap of CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH and WE LOW. CE<sub>1</sub> and WE must be LOW and CE<sub>2</sub> must be HIGH to initiate write. A write can be terminated by CE<sub>1</sub> or WE going HIGH or CE<sub>2</sub> going LOW. The data input setup and hold timing must be referenced to the rising edge of the signal that terminates the write.</sup> 



## Switching Waveforms (continued)

Figure 4. Write Cycle No. 1 (WE Controlled)[9,11]





Figure 5. Write Cycle No. 2 (CE Controlled)[11,12,13]



#### Notes


<sup>12.</sup> During this period, the IOs are in the output state <u>and</u> input sign<u>als must</u> not be applied.

13. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




## Switching Waveforms (continued)

Figure 6. Write Cycle No. 3(WE Controlled, OE LOW)[11,12,13,14]





## Typical DC and AC Characteristics





## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Input/Out- put	Mode
Н	Х	Х	Х	High Z	Deselect/Power Down
Х	L	Х	Х	High Z	Deselect/Power Down
L	Н	Н	L	Data Out	Read
L	Н	L	Х	Data In	Write
L	Н	Н	Н	High Z	Deselect

## **Address Designators**

Address Name	Address Function	Pin Number
A4	Х3	2
A5	X4	3
A6	X5	4
A7	X6	5
A8	X7	6
A9	Y1	7
A10	Y4	8
A11	Y3	9
A12	Y0	10
A0	Y2	21
A1	X0	23
A2	X1	24
A3	X2	25

## **Ordering Information**

Speed (ns)	Ordering Code Package Package		Package Type	Operating Range
15	CY7C185-15VI	51-85031	28-pin (300-Mil) Molded SOJ	Industrial
20	CY7C185-20PXC	51-85014	28-pin (300-Mil) Molded DIP (Pb-free)	Commercial
35	CY7C185-35SC	51-85026	28-pin (300-Mil) Molded SOIC	Commercial



## **Package Diagrams**

Figure 7. 28-pin (300-Mil) PDIP (51-85014)





Figure 8. 28-pin (300-Mil) Molded SOIC (51-85026)







## Package Diagrams (continued)


Figure 9. 28-pin (300-Mil) Molded SOJ (51-85031)


#### NOTE:

- 1. JEDEC STD REF MO088
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
- 3. DIMENSIONS IN INCHES









51-85031-\*C



## **Document History Page**

	Document Title: CY7C185, 64-Kbit (8K x 8) Static RAM Document Number: 38-05043						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	107145	09/10/01	SZV	Change from Spec number: 38-00037 to 38-05043			
*A	116470	09/16/02	CEA	Add applications foot note to data sheet			
*B	486744	See ECN	NXR	Changed Low standby power from 220mW to 85mW Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I <sub>OS</sub> parameter from DC Electrical Characteristics table Updated the Ordering Information table			
*C	2263686	See ECN	VKN/AESA	Removed 25 ns speed bin Updated the Ordering Information table as per the current product offerings			

© Cypress Semiconductor Corporation, 2001-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05043 Rev. \*C

Revised March 25, 2008

Page 11 of 11